Part Number Description VCCB (Min) (V) VCCB (Max) (V) Supply restrictions Rating Cross Refeence Status Features Frequency (Max) (kHz) VCCA (Min) (V) VCCA (Max) (V) Pin/Package
AT9517A 2.7 5.25 VCCA <= VCCB Industry PCA9517A 2019Q4 Enable Pin 400 0.9 5.25 MSOP8

General description  

     The AT9517 is a CMOS integrated circuit that provides level shifting between low voltage (down to 0.9 V) and higher voltage (2.7 V to 5.5 V) I2C-bus or SMBus applications. While retaining all the operating modes and features of the I2C-bus system during the level shifts, it also permits extension of the I2C-bus by providing bidirectional buffering for both the data (SDA) and the clock (SCL) lines, thus enabling two buses of 400 pF. Using the AT9517 enables the system designer to isolate two halves of a bus for both voltage and capacitance. The SDA and SCL pins are overvoltage tolerant and are high-impedance when the AT9517 is unpowered.

     The 2.7 V to 5.5 V bus port B drivers behave much like the drivers on the PCA9515A device, while the adjustable voltage bus port A drivers drive more current and eliminate the static offset voltage. This results in a LOW on the port B translating into a nearly 0 V LOW on the port A which accommodates smaller voltage swings of lower voltage logic.

     The static offset design of the port B AT9517 I/O drivers prevent them from being connected to another device that has rise time accelerator. Port A of two or more AT9517s can be connected together, however, to allow a star topography with port A on the common bus, and port A can be connected directly to any other buffer with static or dynamic offset voltage. Multiple AT9517s can be connected in series, port A to port B, with no build-up in offset voltage with only time of flight delays to consider.

     The AT9517 drivers are not enabled unless VCC(A) is above 0.8 V and VCC(B) is above2.5V. The EN pin can also be used to turn the drivers on and off under system control. Caution should be observed to only change the state of the enable pin when the bus is idle.

     The output pull-down on the port B internal buffer LOW is set for approximately 0.5V, while the input threshold of the internal buffer is set about 70 mV lower (0.43 V). When the port B I/O is driven LOW internally, the LOW is not recognized as a LOW by the input.

    This prevents a lock-up condition from occurring. The output pull-down on port A drives a hard LOW and the input level is set at 0.3VCC(A) to accommodate the need for a lower LOW level in systems where the low voltage side supply voltage is as low as 0.9V.

Features and benefits

    2 channel, bidirectional buffer isolates capacitance and allows 400 pF on either side of the device

    Voltage level translation from 0.9V to 5.5V and from 2.7V to 5.5V

    Footprint and functional replacement for AT9515/15A

    I2C-bus and SMBus compatible

    Active HIGH repeater enable input

    Open-drain input/outputs

    Lock-up free operation

    Supports arbitration and clock stretching across the repeater

    Accommodates Standard-mode and Fast-mode I2C-bus devices and multiple masters

    Powered-off high-impedance I2C-bus pins

    Port A operating supply voltage range of 0.9V to 5.5V

    Port B operating supply voltage range of 2.7V to 5.5V

    5V tolerant I2C-bus and enable pins

    0 Hz to 400 kHz clock frequency (the maximum system operating frequency may be less than 400 kHz because of the delays added by the repeater)

    ESD protection exceeds 5500 V HBM per JESD22-A114 and 1000 V CDM per JESD22-C101

    Latch-up testing is done to JEDEC Standard JESD78 which exceeds 100 mA

    Packages offered: SO8, TSSOP8 and HWSON8



技术支持:万广互联 芯景AnalogTek-CLOCK|RTC|RS232|RS485|LVDS|I2C|多协议收发芯片|马达驱动芯片-武汉芯景科技有限公司WuHan AnalogTek Technology Co., Ltd. 鄂ICP备20005446号-1